Abstract

Hi-PASS, a CAD system for digital signal processor (DSP) architecture synthesis, has been developed to automatically produce maximally parallel VLSI designs for real-time applications. The target DSP applications are the class for which desired sample rates are so high that time sharing of hardware is not feasible. Hi-PASS accepts a C code description of the design to be synthesized and produces a structural description of the final design which can be fabricated using standard cells provided by the Lager IV silicon assembly system. Hi-PASS is a collection of modular tools, several of which contain new techniques within the field of synthesis. C code is converted into a flowgraph using a technique known as symbolic interpretation, including new methods for handling certain types of input-dependent control flow. The HOPS program is a heuristic search flowgraph optimizer tailored for the arithmetic intensive structures necessary for real-time DSP applications. The high throughput rates necessary for these applications also require that retiming be used to provide very short inter-register delay times. A new retiming tool has been developed which allows for computationally efficient bit-level retiming.< <ETX xmlns:mml="http://www.w3.org/1998/Math/MathML" xmlns:xlink="http://www.w3.org/1999/xlink">&gt;</ETX>

Keywords

RetimingComputer scienceDigital signal processingModular designVery-large-scale integrationDigital signal processorApplication-specific integrated circuitHeuristicParallel computingComputer hardwareHigh-level synthesisEmbedded systemCode (set theory)Computer architectureField-programmable gate arrayProgramming language

Affiliated Institutions

Related Publications

Publication Info

Year
1992
Type
article
Pages
605-608 vol.5
Citations
7
Access
Closed

Social Impact

Social media, news, blog, policy document mentions

Citation Metrics

7
OpenAlex
0
Influential
6
CrossRef

Cite This

Phillip J. Duncan, S. L. N. Swamy, S. Sprouse et al. (1992). Hi-PASS: a computer-aided synthesis system for maximally parallel digital signal processing ASICs. [Proceedings] ICASSP-92: 1992 IEEE International Conference on Acoustics, Speech, and Signal Processing , 605-608 vol.5. https://doi.org/10.1109/icassp.1992.226547

Identifiers

DOI
10.1109/icassp.1992.226547

Data Quality

Data completeness: 77%