Abstract

This paper presents a graph-theoretic algorithm for safety analysis of a class of timing properties in real-time systems which are expressible in a subset of real time logic (RTL) formulas. Our procedure is in three parts: the first part constructs a graph representing the system specification and the negation of the safety assertion. The second part detects positive cycles in the graph using a node removal operation. The third part determines the consistency of the safety assertion with respect to the system specification based on the positive cycles detected. The implementation and an application of this procedure will also be described.

Keywords

AssertionComputer scienceGraphNegationConsistency (knowledge bases)Theoretical computer scienceAlgorithmProgramming language

Affiliated Institutions

Related Publications

A really temporal logic

A real-time temporal logic for the specification of reactive systems is introduced. The novel feature of the logic, TPTL, is the adoption of temporal operators as quantifiers ov...

1989 30th Annual Symposium on Foundations ... 162 citations

Concurrent programming of intelligent robots

Real time intelligent robots usually consist of more than one processing unit (pu) to ensure parallel operation of several functions. Each pu in a robot executes repetitive moni...

1983 International Joint Conference on Art... 26 citations

Publication Info

Year
1987
Type
article
Volume
C-36
Issue
8
Pages
961-975
Citations
153
Access
Closed

Social Impact

Social media, news, blog, policy document mentions

Citation Metrics

153
OpenAlex
12
Influential
118
CrossRef

Cite This

Farnam Jahanian, Aloysius K. Mok (1987). A Graph-Theoretic Approach for Timing Analysis and its Implementation. IEEE Transactions on Computers , C-36 (8) , 961-975. https://doi.org/10.1109/tc.1987.5009519

Identifiers

DOI
10.1109/tc.1987.5009519

Data Quality

Data completeness: 77%