Abstract

The authors formalize the safety analysis of timing properties in real-time systems. The analysis is based on a formal logic, RTL (real-time logic), which is especially suitable for reasoning about the timing behavior of systems. Given the formal specification of a system and a safety assertion to be analyzed, the goal is to relate the safety assertion to the systems specification. There are three distinct cases: (1) the safety assertion is a theorem derivable from the systems specification; (2) the safety assertion is unsatisfiable with respect to the systems specification; or (3) the negation of the safety assertion is satisfiable under certain conditions. A systematic method for performing safety analysis is presented.

Keywords

AssertionComputer scienceNegationProgramming languageFormal specificationFormal verificationSystem requirements specificationFormal methodsTemporal logicSpecification languageSoftware engineering

Affiliated Institutions

Related Publications

A really temporal logic

A real-time temporal logic for the specification of reactive systems is introduced. The novel feature of the logic, TPTL, is the adoption of temporal operators as quantifiers ov...

1989 30th Annual Symposium on Foundations ... 162 citations

The temporal logic of programs

A unified approach to program verification is suggested, which applies to both sequential and parallel programs. The main proof method suggested is that of temporal reasoning in...

1977 5576 citations

Publication Info

Year
1986
Type
article
Volume
SE-12
Issue
9
Pages
890-904
Citations
631
Access
Closed

Social Impact

Social media, news, blog, policy document mentions

Citation Metrics

631
OpenAlex
38
Influential
449
CrossRef

Cite This

Farnam Jahanian, Aloysius K. Mok (1986). Safety analysis of timing properties in real-time systems. IEEE Transactions on Software Engineering , SE-12 (9) , 890-904. https://doi.org/10.1109/tse.1986.6313045

Identifiers

DOI
10.1109/tse.1986.6313045

Data Quality

Data completeness: 77%